REMARKS

Applicant respectfully requests reconsideration of the present application in view of the foregoing amendments and in view of the reasons which follow.

Claims 1-24 and 27-28 stand rejected. Claim 11 is amended. No new matter is added. Accordingly, Claims 1-24 and 27-28 remain pending in the application.

In paragraphs 2 and 3 of the Office Action, claims 1-3 and 7-10 are rejected under 35 U.S.C. § 103 as being obvious over by U.S. Patent No. 5,591,653 (Sameshima). The Examiner states:

Sameshima et al. discloses a method of manufacturing an integrated circuit, comprising; providing an amorphous semiconductor material 3 including ... above a bulk substrate of single crystal semiconductor material 100 al. [and] providing a cap layer 6 before the doping step.

Applicant respectfully traverses the rejection. In particular, applicant respectfully traverses the Examiner's conclusions that <u>Sameshima</u> discloses or suggests a bulk substrate.

In paragraph 4 of the Office Action, Claims 1-24, 27 and 28 are rejected under 35 U.S.C. § 103 as being unpatentable over U.S. Patent No. 5,461,250 (<u>Burghartz</u>) in view of <u>Sameshima</u>. The Examiner states:

Burghartz et al. discloses a process of forming a transistor with a silicon germanium channel region, the process comprising; depositing a thin silicon germanium material above a top surface of a semiconductor substrate ... [and also] discloses forming silicide layers on the source and drain regions (see figure 4).

Applicant respectfully traverses the rejection. <u>Burghartz</u> and <u>Sameshima</u> are referred to below as the cited art.

With respect to claims 1-24 and 27-28, it is respectfully submitted that the combination of <u>Sameshima</u> and <u>Burghartz</u> would not cause one of ordinary skill in the art to arrive at the present invention. <u>Sameshima</u> teaches an SOI substrate, which is conventional for thin film transistors. Substrate 1 of Sameshima is not a bulk

substrate because it is manufactured of glass. <u>Sameshima</u>, Columns 43, lines 1-2. <u>Burghartz</u> similarly builds its TFT on an insulator and only mentions the possibility of a silicon support substrate. <u>Burghartz</u>, column 6, lines 16-24. Even if a semiconductor support structure were utilized, the TFT would still be built on the insulative layer 114 that is necessary for gate insulation. See, <u>Burghartz</u>, Figure 1. Therefore, the cited art does not teach the bulk substrate of the present invention. Accordingly, it is respectfully submitted that Claims 1-24 and 27-28 are patentable over the cited art.

With respect to independent claim 27, the method dopes at least a portion of the bulk substrate to form the source and drain regions to achieve the advantage of deeper source and drain regions. Claim 27 recites:

doping the single crystalline layer and the substrate at a source location and a drain location to form a source region and a drain region....

Such a feature allows deep source and drain regions to be formed with sufficient depth for silicidation and yet achieve a thin channel region including germanium. See present application, page 9, lines 15-16.

The doping feature of claim 27 is not shown, described or suggested in the cited art. In <u>Sameshima</u>, a semiconductor substrate capable of being doped for source and drain regions is not mentioned or suggested. Similarly, <u>Burghartz</u> does not discuss or suggest doping a bulk substrate. Indeed, with the preferred SOI architecture of the cited art, the bulk substrate doping would not be possible. Accordingly, it is respectfully submitted that Claim 27 and its dependent Claim 28 are additionally patentable over the cited art.

With respect to dependent Claims 11 and 28, the depth of the silicide layer being sufficient to reduce the affects of the germanium in the source and drain regions is recited. Such a feature is described in the detailed description of the present application. The present application states:

Siliciding regions 22 and 24 to form regions 82 can consume the portion of regions 22 and 24 that includes germanium.... Thus,

Atty. Dkt. No. 039153-0256 (F0113)

the performance of regions 22 and 24 is not adversely impacted by the presence of germanium.

See present application, page 7, lines15-18. Thus, the features of Claims 11 and 28 provide significant advantages.

The features of Claims 11 and 28 are not shown, described or suggested in the cited art. In Sameshima, silicide layers are not even mentioned, much less the particular depth for the silicide with respect to another layer. Although <u>Burghartz</u> discloses a silicide layer, there is no discussion of that layer being deeper than layer 102. In fact, Burghartz does not even discuss a preferred thickness for the silicide layers. See <u>Burghartz</u>, column 9, lines 33-36. Accordingly, it is respectfully submitted that Claims11 and 28 are additionally patentable over the cited art.

Applicant believes that the present application is now in condition for allowance. Favorable reconsideration of the application as amended is respectfully requested.

Atty. Dkt. No. 039153-0256 (F0113)

The Examiner is invited to contact the undersigned by telephone if it is felt that a telephone interview would advance the prosecution of the present application.

Respectfully submitted,

FOLEY & LARDNER

777 East Wisconsin Avenue

Milwaukee, Wisconsin 53202-5367

Telephone: (414) 297-5768

Facsimile:

(414) 297-4900

Attorney for Applicant Registration No. 35,421

Atty. Dkt. No. 039153-0256 (F0113)

Version with Markings to Show Changes Made

11. (Twice Amended) The method of claim 1, further comprising:
 providing a second amorphous semiconductor material above the amorphous
semiconductor material including germanium after [before] the laser annealing step;
 performing another [wherein the] laser annealing step to form [forms] a second single crystalline [semiconductive] semiconductor layer from the second amorphous semiconductor material; and

siliciding the source region and the drain region to form a silicided layer, wherein the depth of the silicided layer is deeper than the second single crystalline semiconductor layer.